



VIRGINIA TECH™



**CPES**  
Center for Power Electronics Systems

# Substrate Technologies for Medium-Voltage Silicon Carbide Power Modules


*Christina DiMarino*

February 2<sup>nd</sup>, 2023


# Outline

- Background
- PCB Embedding – 1.2 kV SiC half-bridge for EV on-board charger
- Organic Substrates / IMS – 1.7 kV SiC PEBB for shipboard system
- Stacked Ceramic Substrates – 10 kV SiC half-bridge for grid
- Conclusions

# PCB-Embedded SiC Module with Double-Sided Cooling




# PCB-Embedded Half-Bridge Design



- ✓ 2 nH stray inductance
- ✓ Double-sided cooling

# Experimental Thermal Resistance Measurements




➤ **57% lower  $R_{th}$  than TO-247**

J. Knoll et al., ECCE 2022, doi: 10.1109/ECCE50734.2022.9947814.


J. Knoll et al., IEEE TPEL, doi: 10.1109/TPEL.2022.3177369.

# Efficiency Measurements & 3-Phase Converter Testing

## CRM Boost Efficiency Comparison




## 22 kW AC-DC Converter Waveforms




➤ 1% higher efficiency at light load

➤ 98.2% efficiency at 22 kW

# Integrated Power Electronics Building Block (iPEBB)



Parameter	Target
Voltage	1 kV dc
Power	250 kW
Switching Frequency	500 kHz
Power Density	15 kW/l
Weight	35 lbs



## Other Requirements

- Galvanic isolation
- AC-DC, DC-AC, DC-DC
- Bidirectional
- High manufacturability
- No liquid cooling inside PEBB

# Common Substrate Concept



*Commercial Module*



Cu, 0.3 mm  
AlN, 0.63 mm  
Cu, 0.3 mm

= 1.7 kV SiC MOSFET die

= Interface layer (solder, thermal grease)

= Copper (Cu)

= Aluminum (Al)




*Navy iPEBB*

Cu, 3 mm  
Polyimide  
Cu, 2 mm  
Polyimide  
Cu, 0.8 mm

The ODBC serves as the:

- DBC substrate
- Heat spreader
- PEBB bus bar
- PEBB baseplate

# ODBC Thermal Challenge




## Simulation Setup

Loss: 100 W

Cooling: 3000 W/m<sup>2</sup>K


## ODBC




Can reduce thermal resistance by:

- Minimizing dielectric thickness
- Increasing top metal thickness
- Maximizing metal area
- Integrating cooler



## Si<sub>3</sub>N<sub>4</sub> AMB




# ODBC Thermal Challenge



Simulation Setup  
Loss: 100 W  
Cooling: 3000 W/m<sup>2</sup>K




# ODBC Challenge: Capacitive Coupling





$$C_{bp} = C_{lg} + C_{ag} + C_{ug}$$

$$q_{ac} = C_{ag}/C_{bp}$$



➤ **35 dB** lower noise through the module baseplate

# Electro-Thermal Modeling Framework




# 10-kV SiC Module with Stacked DBA Substrates



**Co-designed Busbar and Gate Drivers**

- ✓ **150 V/ns** switching speed
- ✓ **1%** voltage overshoot
- ✓ **20 x 17 cm<sup>2</sup>** footprint
- ✓ **Drain current sensor**
- ✓ **16 kV** partial discharge



**10-kV SiC MOSFET Half-Bridge Module**



- ✓ **8 x 7 cm<sup>2</sup>** footprint
- ✓ **5 nH** stray inductance
- ✓ **Wire-bond-less** interconnects
- ✓ **>1000 cycles** from  $-40^{\circ}\text{C}$  to  $200^{\circ}\text{C}$




# Electric Field Concentration inside Power Modules

- The electrical field strength is **maximum at the triple point** of the DBC substrate
- The electric field at the triple points does **not** follow  $E = V/d$

Potential Distribution



Partial Discharge






J. H. Fabian, et al., "Analysis of insulation failure modes in high power IGBT modules," IAS Annual Meeting, 2005.

C. Bayer, et al., "Enhancing partial discharge inception voltage of DBCs by geometrical variations based on simulations of the electric field strength," CIPS, 2016.



# Ceramic Thickness

- The electric field at the triple points does *not* follow  $E = V/d$
- Only **13%** increase in PDIV by moving from 0.63 mm to 1 mm ( $\uparrow 59\%$ )
- $R_{th}$  **increases** with ceramic thickness, so this solution is limited



# Stacked Substrates

- For **same thickness ( $R_{th}$ )**, stacking substrates  $\uparrow$  PDIV by **94%**
- If top layer is patterned, then middle layer should not be left floating





O. Hohlfeld, et al. "Stacked substrates for high voltage applications," CIPS, 2012.




C. DiMarino et al., IEEE TPEL, 2020, doi: 10.1109/TPEL.2019.2952633.

# Stacked Substrates = Integrated Common-Mode Screen

- The middle metal can be used to **reduce the CM current** by **10x**



# Partial Discharge Measurements




➤ 16.4 kV partial discharge inception voltage

# Conclusions

- Heat dissipation, EMI, and insulation are limitations to full utilization of WBG and UWBG devices
- PCB-embedding is a promising technology for high integration and enables good thermal performance and efficiency
  - Limited current/power
- Organic / IMS substrates offer larger footprints, dissimilar metals, thicker metals, and multi-layer structures
  - Low thermal conductivity and high capacitive coupling
- Stacked / multi-layer ceramic substrates can be used for reducing E field and common-mode screening
  - High cost
- New architectures, cooling, design tools, materials, and methodologies are needed to overcome present limitations

# ***Thank you!***

**Christina DiMarino**  
**[dimarino@vt.edu](mailto:dimarino@vt.edu)**



***CPES Power  
Electronics Labs***  
***Virginia Tech  
Research Center***  
***Arlington, VA***